



FIG. 1

(Related Art)




FIG. 2

(Related Art)




FIG. 3

(Related Art)




FIG. 4




FIG. 5





FIG. 6a



The diagram illustrates four processors, each with a valid array and cache blocks. The valid array for each processor is a row of eight cells, each labeled 'cache block0' through 'cache block7'. The cache blocks are represented by a grid of eight columns and four rows. The first row of the grid is labeled 'valid bit' on the left. The first column of the grid is labeled 'valid array' on the right. The processors are labeled 'processor 0', 'processor 1', 'processor 2', and 'processor 3' on the right side of the grid.

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

